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Abstract— In this paper, we propose a new testability metric
for path delay faults. The metric is computed efﬁciently using
a non-enumerative algorithm. It has been validated through ex-
tensive experiments and the results indicate a strong correlation
between the proposed metric and the path delay fault testability
of the circuit. We further apply this metric to derive a path delay
faulttest applicationschemeforscan-based BIST.Theselection of
the test scheme is guided by the proposed metric. The experimen-
tal results illustrate that the derived test application scheme can
achieve a higher path delay fault coverage in scan-based BIST.
Because of the effectiveness and efﬁcient computation of this met-
ric, it can be used to derive other design-for-testability techniques
for path delay faults.
I. INTRODUCTION
A testability metric should reﬂect the testability attribute
of the circuit and should be easy to derive. A reliable testa-
bility metric not only gives the early warning of the testa-
bility problems in the circuit but also provides guidance for
Design for Testability (DfT). Reliable and efﬁcient testabil-
ity metrics [1][2], along with mature ATPG and fault sim-
ulation techniques, allow a fast evolution of DfT for stuck-
at faults [3][4][5][6][7]. However, similar methodologies for
path delay fault have not yet been established. The extremely
large fault population(possibly exponentialin numberof gates
[8]) is one of several major obstacles of developing effective
DfT techniques for path delay faults. Although efﬁcient non-
enumerative path delay fault simulators exist [9][10], extend-
ing the fault-simulation-based DfT techniques from stuck-at
faultstopathdelayfaultsis still anintractableproblembecause
of the huge cost of repetitive fault simulation runs for a large
number of path delay faults. Even if the fault population can
be reduced by selecting only a subset of critical paths for test-
ing, the number of paths selected can still be very large if the
circuit is highly optimized for timing. As a result, using testa-
bility metrics to develop DfT techniques for path delay faults
is a more viable approach if a reliable and computationally-
efﬁcient testability metric can be developed.
In this paper, we propose a new testability metric for path
delay faults. We develop a non-enumerative algorithm to de-
rive this metric. The computational complexity is linear to the
number of gates in the circuit. We have conducted experi-
ments to validate the reliability of this metric and the results
show a strongly correlation between the proposed metric and
the path delay fault testability of the circuit. In Section III, we
present details of the metric and illustrate how to derive it in
lineartime. Theevaluationofthistestabilitymetricwillalsobe
shown in Section III. In Section IV, we show one possible ap-
plication of using this testability metric to develop a good DfT
technique — a test application scheme for scan-based BIST to
maximize the path delay fault coverage.
II. BACKGROUND
A. Path counting algorithm
The fundamental algorithm behind all non-enumerative ap-
proachesfor path delay fault simulation [9][10] and test gener-
ation [11] is a linear time path counting algorithm [12]. First,
we deﬁne a complete path (in short path) of a circuit as a path
from a primary input or a ﬂip-ﬂop to a primary output or an-
other ﬂip-ﬂop; a partial path is deﬁned as a path from a pri-
mary input or a ﬂip-ﬂop to an internal signal or from an in-
ternal signal to a primary output or a ﬂip-ﬂop. Unless further
speciﬁed, the term path means the complete path throughout
the rest of this paper. The detail of the path countingalgorithm
is given in Algorithm 1. In this algorithm, each line s (fanout
stem and fanout branches are treated as different lines) in the
circuit is associated with a number, N
(s
).T h e v a l u e o f N is
initially set to 1 for each primary output, N’s for the rest of
signals in the circuit are assigned according to Steps 2(a) and
2(b) in Algorithm 1.
Algorithm 1 Path counting
1. N
(s
)
  1, for every primary output s
2. Traverse each line s in the circuit in a breath-ﬁrst fashion from the pri-
mary outputs to the primary inputs:
(a) If s is a fanout stem which has fanout branches f1, f2,
￿
￿
￿, fk,
then N
(s
)
  å
k
j
=1N
(fj
)
(b) If s is a gate input and o is the output of the same gate, then
N
(s
)
  N
(o
).
3. The total number of paths in the circuit is åN
(p
) for every primary
input p
The meaning of N
(s
) for each line s derived in Algorithm 1
is the total number of partial paths starting from s to any of
the primary outputs. In particular, if s is a primary input, then
N
(s
) is the number of paths starting from s. Therefore, the
total number of paths in the circuit is the sum of N
(s
)’s for all
primary inputs.
Fig. 1 shows an example of using Algorithm 1 to count the
total numberofpaths inthe circuit. First, theN values of m and
n is set to 1. The N values of the gate output is directly copied
to the gate inputs (like k, l, etc.). For fanout stem j, N
(j
) is the
sum of N
(k
) and N
(l
). The same rule applies to c. Finally, the
total number of paths in this circuit is N
(a
)
+N
(b
)
+N
(c
)
+
N
(d
)
+N
(e
) which is 10.N(m)=1
i
m
N(d)=2 d
N(e)=1 e
N(c)=4 c
g N(g)=2
f N(f)=2
N(b)=2 b
N(a)=1 a
N(h)=2
h
N(i)=2
N(j)=2
j
k N(k)=1
l N(l)=1
n N(n)=1
Fig. 1. Finding the total number of paths
B. A testability metric for stuck-at faults
Under the stuck-at fault model, a metric which reﬂects the
random pattern testability of the circuit has been proposed by
Lisanke et al. [2] as follows.
U
=
1
jF
j å
i
2F
1
Pdi
(1)
where F is the fault set,
jF
j is the total number of faults in
set F,a n dPdi is the detection probability of fault i.T h e i n -
verse of Pdi,1
=Pdi, gives the expected test length required for
detecting fault i. From this viewpoint, this metric gives the av-
erage expected test length required for detecting a single fault
in F. The detection probability, Pdi, of a stuck-at fault i can be
approximated using Equation (2) or (3).
Pds
=0
=Cs
￿Os , for s-a-0 at signal s (2)
Pds
=1
=
( 1
￿Cs
)
￿Os , for s-a-1 at signal s (3)
whereCs and Os are 1-controllability and observability of sig-
nal s. Cs and Os can be derived efﬁciently using COP [1].
With COP and Equations (2) and (3), U can be computed in
linear time. Because of the efﬁcient computation, this metric
has been successfully used in many DfT techniques targeting
on increasing the stuck-at fault coverage [3][7].
III. A TESTABILITY METRIC FOR PATH DELAY FAULTS
We extend the metricU in Equation (1) to path delay faults.
The fault set F in Equation (1) now contains a set of path de-
lay faults andPdi becomesthe detectionprobabilityofthe path
delay fault i. In the following, we ﬁrst show how to ﬁnd detec-
tion probability of a path delay fault. After that, we present a
non-enumerativealgorithmto computeU for path delay faults.
A. Detection probability of a path delay fault
Detecting a path delay fault requires a two-pattern test —
the ﬁrst pattern initializes the circuit while the second pat-
tern causes and propagates the desired transition. To describe
the temporal correlation between two consecutive patterns,
switching probability, P
xy
s , at each primary input s is needed,
where x and y can be 0 or 1. Switching probability can also be
derived using signal probability (P1
s ) and transition probability
(Pt
s). Table I summarizes the deﬁnitions of these probability
values and their correspondingsymbols used in this paper.
The relationships between signal, transition, and switching
TABLE I
SIGNAL, TRANSITION, AND SWITCHING PROBABILITIES
Symbol Name Deﬁnition
P1
s signal prob. prob. of s being 1
Pt
s transition prob. prob. of s having transitions
P00
s switching prob. prob. of s having stable 0
P01
s switching prob. prob. of s having 0
! 1 transition
P10
s switching prob. prob. of s having 1
! 0 transition
P11
s switching prob. prob. of s having stable 1
probabilities are follows [13].
P1
s
= P11
s
+P01
s
= P11
s
+P10
s (4)
Pt
s
= P10
s
+P01
s (5)
P01
s
= P10
s
= Pt
s
=2( 6 )
P11
s
= P1
s
￿Pt
s
=2( 7 )
P00
s
= 1
￿P1
s
￿Pt
s
=2( 8 )
As noted in [13], there are constraintson the possible values of
P1
s and Pt
s a ss h o w ni nF i g .2 ( a ) .T h ev a l u e so fP1
s and Pt
s are
meaningful only in the shaded area. Given P1
s and Pt
s of every
primary input s, the switching probability of every signal can
be computed using a COP-like method. Fig. 2(b) shows the
formulae for computing the switching probabilities at the out-
put of an n-input AND gate given the switching probabilities
at the inputs. Similar equations can be derived for other gate
types.
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prob. for an AND gate
Fig. 2. Constraints of P1
s and Pt
s, and equations of computing switching prob.
Once the switching probabilities of every signal has been
calculated, the detection probability of a path delay fault can
be estimated using the product of (1) the probability of cre-
ating the desired transition at the input (activation), (2) the
probability of sensitizing this transition to the output (sen-
sitization) and (3) the observability of the output (observa-
tion). The sensitization criteria for different types of path de-
lay faults (e.g. robust, non-robust, etc.) can be found in [8].
Fig. 3 shows an example. Here, we are interested in ﬁnd-
ing the detection probability of the path delay fault of path
A
! E
! F
! G with a rising transition at A using the robust
sensitization criterion. The probability of creating the desired
transition is P01
A ; the probabilities of sensitizing the transition
robustly through G1, G2, and G3a r e
(P01
B
+P11
B
), P00
C ,a n d
(P01
D
+P11
D
), respectively. Therefore, the detection probabil-
ity is P01
A
￿
(P01
B
+P11
B
)
￿P00
C
￿
(P01
D
+P11
D
)
￿obs
(G
) , assuming
obs
(G
) is the COP observability of G.
B. Computing the testability metric
The huge number of paths makes it impractical to compute
the detection probability of every path delay fault explicitly.A
B
C
D
E
F
G
G3
G2
G1
Fig. 3. Finding the detection prob. of a path delay fault
We propose a non-enumerative method to compute U by ex-
tending Algorithm 1. We ﬁrst assign each line s in the circuit
two values: Ur
(s
) for rising transition and Uf
(s
) for falling
transition. It will soon become clear that Ur
(s
) (Uf
(s
))o fa n
internal signal s is Ps
01
￿åi
1
PPdi (Ps
10
￿åi
1
PPdi), where i is a
path delay fault for a partial path from s to any primary out-
put (or ﬂip-ﬂop) when s has a rising (falling) transition, and
PPdi is the detection probability of i. Therefore, Ur
(s
)
=Ps
01
(Uf
(s
)
=Ps
10) is the sum of the inverse of detection probabili-
ties for all faults along the partial paths from s to any primary
output (or ﬂip-ﬂop) when s has a rising (falling) transition. If s
is a primary input, the path from s to a primary output (or ﬂip-
ﬂop) becomes a complete path instead of a partial path. Thus,
the sum of Ur
(s
)
=Ps
01 and Uf
(s
)
=Ps
10 for every primary input
s is theU value we want to derive. TheUr
(s
) andUf
(s
) for ev-
ery line in the circuit can be computed using Algorithm 2. In
Algorithm 2 Computing testability metric
1. Ur
(s
)
  1
obs
(s
) and Uf
(s
)
  1
obs
(s
), for every primary output s
2. Traverse each line s in the circuit in a breath-ﬁrst fashion from the pri-
mary outputs to the primary inputs:
(a) If s is a fanout stem which has fanout branches f1, f2,
￿
￿
￿, fk,
then Ur
(s
)
  å
k
j
=1Ur
(fj
) and Uf
(s
)
  å
k
j
=1Uf
(fj
)
(b) If s is a gate input and o is the output of the same gate,
then Ur
(s
)
 
Ur
(o
)
Ss and Uf
(s
)
 
Uf
(o
)
Ss for non-inverting gates
(Ur
(s
)
 
Uf
(o
)
Ss and Uf
(s
)
 
Ur
(o
)
Ss for inverting gates), where Ss
is the prob. of sensitizing the desired transition from s to o.
3. U
  1
jF
j å
(
Ur
(s
)
P01
s
+
Uf
(s
)
P10
s
) for every primary input p
the following, we explain how Ur
(s
) is computed. Uf
(s
) can
be derived similarly. First, we initializeUr
(s
) of every primary
outputs to the inverse of its observability(i.e. 1
=obs
(s
)). Then
we computeUr
(s
) of each line s in the circuit in a breadth-ﬁrst
fashion from the primary outputs toward the primary inputs.
If s is a fanout stem, then Ur
(s
) is the sum of all Ur values at
the fanout branches. If s is a gate input and o is the output of
the same gate, then we ﬁrst compute the probability, denoted
as Ss, of sensitizing the desired transition from s to o.A f t e r
that,Ur
(s
) is calculated by dividingUr
(o
) by Ss (i.e. Ur
(o
)
=Ss)
for the gate with a non-inverting output. If the gate has an in-
verting output (i.e. an NAND, NOR, or inverter), then Ur
(s
)
is Uf
(o
)
=Ss.O n c e Ur and Uf of every line have been com-
puted,U can be found by addingUr
(s
)
=P01
s andUf
(s
)
=P10
s for
each primary input s and then dividing it by the total number
of faults,
jF
j.
Fig.4 shows an example of using Algorithm 2 to ﬁnd U.I n
this example, we assume the robust sensitization criterion is
used. Initially we set Ur
(j
) and Uf
(j
) to 1
=obs
(j
) (Step 1).
To sensitize a rising transition from h to j, the second pattern
at i needs to be 1 (i.e. the value of a pattern pair could be
a
e
g i
h j
d
c
b f
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Fig. 4. Computing U for path delay faults
either 01 or 11). Therefore, Ur
(h
) is equal to
Ur
(j
)
P01
i
+P11
i
(Step
2(b)). On the other hand, to sensitize a falling transition from
h to j requires i to be stable 1, thus Uf
(h
) is equal to
Uf
(j
)
P11
i
(Step 2(b)). The Ur and Uf values of all other signals can be
derived similarly. For fanout stem e, its Ur and Uf are the
sum of the corresponding values at the fanout branches (Step
2(a)),thus,Ur
(e
)
=Ur
(f
)
+Ur
(g
) andUf
(e
)
=Uf
(f
)
+Uf
(g
).
The Ur and Uf values of all other signals in this circuit can
also be found in Fig. 4. It can be veriﬁed that the value
of
Uf
(b
)
P10
b
is 1
P10
b
￿P11
c
￿P11
d
￿
(P01
h
+P11
h
)
￿obs
(j
)+ 1
P10
b
￿P11
c
￿
(P10
a
+P00
a
)
￿P11
i
￿obs
(j
).
The denominators are indeed the detection probabilities of the
path delay faults with a rising transition at b along the paths
b
! e
! g
! i
! j and b
! e
! f
! h
! j , respectively.
Note that the complexity of Algorithm 2 is linear in terms of
the number of gates in the circuit.
C. Metric validation
We have performed experiments on many benchmark cir-
cuits to show that the proposed testability metric is strongly
correlated to the path delay fault testability of the circuit. For
each circuit, we assigned the input signal probability P1 from
0.1 to 0.9 with a step of 0.1. For each P1, we further varied
the input transition probability Pt from 0.05 to (2P1
￿0
:05)
with a step of 0.05 (note that with a given P1, the valid range
of Pt is only in the shaded area of Fig. 2(a)). Therefore, a
total of 91 different combinations of the primary input signal
and transition probability proﬁles were generated. Under one
proﬁle, we use the same P1 and Pt for all inputs. For each pro-
ﬁle, we computed the metric, U, and generated 100K random
vectors which match the corresponding proﬁle for running the
path delay fault simulation. The path delay fault simulation is
performed on combinational portion of the circuit using an in-
dustrial tool, spdf, from Lucent Technologies [10]. Note that
the proposed metric can also be used for the case of having
different P1’s and Pt’s for different inputs. For each fault sim-
ulation run, we recorded the path delay fault coverages for all
paths and for the 25% longest paths. We also recorded the line
delay fault coverage [14].
The distribution of the actual path delay fault coverage (all
paths) vs. U for circuit s832 is shown in Fig. 5. Similar distri-
butions were found for all other cases. In the ﬁgure, the hori-10
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Fig. 5. Distribution of fault coverage vs. U
zontal axis is theU value and the vertical axis is the fault cov-
erageaftersimulating100Kvectorsforall paths. Apointinthe
ﬁgure correspondsto the result of one proﬁle (outof totaled 91
proﬁles). Different symbols in the ﬁgure indicate the proﬁles
of differentP1’s. The distributionshows a strongcorrelationof
a decreasing fault coverage with an increasing U value. This
result, infact,matchestheimplicationofU —alongeraverage
expected test length (largerU) implies that the circuit is harder
to test. This trend is even clear for points with the same P1 but
different Pt (i.e. points of the same symbol). The correlation
between the metric and the fault coverage can be further illus-
trated by calculating the correlation coefﬁcient (r). Table II
shows the absolute values of r’s between the different types of
fault coverage and the logarithm of U (Columns “All” for all
paths, “Long” for the 25% longest paths, and “Line” for the
line delay faults). The coefﬁcients are negative for all cases.
This means that the larger theU is, the smaller the fault cover-
age is. For most of the cases,
jr
j is close to 1. This indicates
that the proposed metric U and the path (line) delay fault are
strongly correlated. Furthermore, the robust path (line) delay
fault coverage andU are even more strongly correlated (points
of the same P1). As shown in Table III,
jr
j is typically greater
than 0.98.
TABLE II
CORRELATION COEFFICIENT,
jr
j, BETWEEN THE ACTUAL FAULT
COVERAGE ANDU
Circuit Robust Non-robust
All Long Line All Long Line
s832 0.93 0.92 0.93 0.93 0.91 0.93
s1494 0.94 0.92 0.95 0.88 0.91 0.89
s3330 0.75 0.85 0.88 0.70 0.92 0.91
s5378 0.94 0.93 0.94 0.95 0.95 0.96
TABLE III
CORRELATION COEFFICIENT,
jr
j, BETWEEN THE ACTUAL FAULT
COVERAGE ANDU (UNDER THE SAMEP1 AND ROBUST SENSITIZATION
CRITERION)
P1 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9
All 0.99 0.99 0.99 0.99 0.98 0.98 0.99 0.99 0.99
s832 Long 0.99 0.99 0.99 0.99 0.97 0.98 0.99 0.98 0.91
Line 0.99 0.99 0.99 0.99 0.99 0.99 0.99 0.99 0.99
All 0.99 0.99 0.99 0.99 0.99 0.99 0.99 0.99 0.99
s1494 Long 0.98 0.99 0.99 0.99 0.96 0.99 0.98 0.99 0.99
Line 0.99 0.99 0.99 0.99 0.99 0.99 0.99 0.99 0.98
All 0.94 0.99 0.99 0.98 0.98 0.99 0.99 0.98 0.99
s3330 Long 0.99 0.96 0.98 0.98 0.93 0.98 0.98 0.99 0.99
Line 0.96 0.98 0.98 0.98 0.97 0.97 0.99 0.99 0.99
All 0.99 0.98 0.99 0.99 0.98 0.99 0.99 0.99 0.94
s5378 Long 0.99 0.99 0.98 0.96 0.90 0.97 0.99 0.97 0.91
Line 0.99 0.99 0.99 0.98 0.92 0.98 0.99 0.98 0.98
IV. APPLICATION —APATH DELAY FAULT TEST
APPLICATION SCHEME FOR SCAN-BASED BIST
According to how the test is applied, the scan-based BIST
architectures can be classiﬁed as either test-per-clock BIST or
test-per-scan BIST [15]. In test-per-clockBIST, a test vectoris
applied and its response is compressed every clock cycle.T h e
examplesof test-per-clock BIST are BILBO-based design [16]
and circular BIST [17]. In test-per-scan BIST, a test vector is
applied and its response is captured into the scan chains only
after the test is scanned into the scan chains. That is, we ﬁrst
set the circuit to the scan mode for l clock cycles to scan in
the vector, where l is the length of the longest scan chain. Af-
ter that, we change the circuit to the normal functional mode
for one clock cycle to capture the circuit responses. Finally,
we shift out the captured responses, and meanwhile we shift
in a new vector. STUMPS [18] is an example of test-per-scan
BIST. The test-per-clock BIST typically has shorter test time
but incurs higher area and performance overhead than test-
per-scan BIST. Here we focus on deriving a test application
scheme which is an enhancement of the conventional test-per-
scan scheme but can achieve a better path delay fault coverage.
A. Path delay faults testing for scan-based BIST
In the conventionaltest-per-scan BIST, path delay faults can
be tested using the clocking scheme shown in Fig. 6. Here
1
0
Q
Q
D
MUX Scan Cell
MODE_SW
CLK
SCAN_IN
DATA
T 1
MODE_SW
CLK
TT 2 0
Capture Scan
Fig. 6. The conventional clocking scheme for detecting path delay faults
we use a MUX scan cell as an example. The scan operation
depends on the value of the mode switch (MODE SW input
of the MUX scan cell). The scan cell is performing the scan
operation if MODE SW is 1, otherwise, it is performing the
captureoperation. Totest pathdelayfaults, theﬁrst andsecond
vectors are applied at time T0 and T1, respectively. The circuit
response is then captured into the scan cell at T2.
Ithasbeenshownthatapplyingdifferentnumbers(k)ofcap-
ture cycles after each scan sequence (k captures per scan) canproducepatternswith differentsignalprobabilityproﬁlesat the
scan ﬂip-ﬂops [19]. Patterns which matches a speciﬁc signal
probability proﬁle can improve the detection for some stuck-at
faults but deteriorate the detection for others comparing to the
pseudo random patterns. In order to increase the overall cir-
cuit randomtestability, in [19] the entire test processis divided
into multiple test sessions. In each test session, patterns with
a speciﬁc signal probability proﬁle are generated by applying
a unique number of capture cycles after each scan sequence.
Thisissimilar to the multipleweight set weightedrandomtest-
ing. However, instead of using a special weighting logic, the
circuit under test itself is used as the weighting logic to gen-
erate the weighted random patterns at the scan ﬂip-ﬂops and
thus does not incur additional hardware. In summary, unlike
the conventional test-per-scan BIST which always performs 1
capture per scan, they proposed a general test scheme which
tests the circuit using multiple test sessions with k captures per
scan in each test session, where k can be other than 1 and is
different in different test sessions.
This generalized test application scheme can also help to
catch delay faults. Because the circuit is running at-speed
and exercising the functional paths during the capture cycles,
the path delay faults are more likely to be activated. Mean-
while, applying multiple capture cycles increasing the chance
of latching fault effects into the scan ﬂip-ﬂops. This is desir-
able especially when we also observe the responses at the pri-
mary outputs every clock cycle. In other words, the circuit re-
sponse captured in a scan ﬂip-ﬂop can be observed not only at
the outputof the scan chain but also at the primaryoutputs(via
functional logic). The clocking scheme for path delay faults
testing by applying multiple capture cycles after each scan se-
quence is shown in Fig. 7. The initial vector pair is applied at
time T0 and T1. After that, we capture the circuit responses k
times (from T2 to Tk
+1). The captured responses at T2 to Tk
are also used as the test vectors for cycles of T3 to Tk
+1.T h e
response captured at time Tk
+1 will eventually be scanned out
and observed.
1
0
Q
Q
D
MUX Scan Cell
MODE_SW
CLK
SCAN_IN
DATA
T k+1
CLK
MODE_SW
Scan
T 0 T 1 T 2
Capture
Fig. 7. A general clocking scheme for detecting path delay faults
B. Deriving test application scheme
As noted in [19], applying multiple capture cycles can im-
provethedetectionforonlya subsetoffaults. Thus,theyfound
the best number of capture cycles for each fault explicitly by
computing the fault detection probability and then identify the
number of test sessions and the corresponding number of cap-
ture cycles used in each test session. However, ﬁnding the de-
tection probability explicitly for each path delay fault is im-
practical. To overcome this problem, we divide all faults into
several fault groups, and then computeU for each group sep-
arately. The U value for a group only reﬂects the testabilities
of faults in that group. In this application, we assign all paths
betweeneachI/O pair asonegroup. TheU valuesofall groups
canbe computedbyapplyingAlgorithm2m times witha mod-
iﬁed Step 1, where m is the number of outputs. Each time, we
only assign 1
=obs to the Ur and Uf for one primary output s.
For all other primary outputs, their Ur and Uf values are as-
signed 0. At the end of this run, we obtain theU values for all
groups between any primary input and the primary output s.
The overall complexity of computing U values for all groups
is O
(mN
),w h e r eN is gate count. For k captures per scan, we
use a proceduresimilar to thatin [19] tocomputetheswitching
probabilities. The procedure can be illustrated in Fig. 8, where
PSI is the output of a scan ﬂip-ﬂop, and PSO is the input of a
scan ﬂip-ﬂop. We ﬁrst perform time frame expansion on the
circuit (one time frame for each capture cycle). We then assign
the appropriate switching probabilities at the primary inputs
(PIs) and PSIs of the circuit in each time frame so that we can
derive the switching probabilities of every signal in the circuit
in different time frame using the formulae shown in Fig. 2(b).
Observabilities can be computed similarly by setting appropri-
ate observabilities at the primary outputs (POs) and PSOs and
then backward propagated toward the inputs. After comput-
ing the switching probabilities and observabilities, theU value
of every fault group is calculated for each time frame. We
assume no path delay faults can be detected during the scan
cycle, therefore, to derive the test application scheme, we only
consider U values in those k time frames which correspond to
k capture cycles. We use the average of these kU’s for each
fault group i, U
ave
;k
i , to determine the best number (k) of cap-
ture cycles for this fault group. The best k for fault group i (or
all faults in group i) is the one resulting in the smallestU
ave
;k
i .
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Fig. 8. Computing switching probabilities
Fig. 9 shows the ﬂow of procedure to determine the test ap-
plication scheme. The procedure ﬁrst ﬁnd all fault groups and
the total number of path delay faults (F). The number of cap-
ture cycles, k, is initially set to 0. At each iteration, k is ﬁrst
incremented and then the U
ave
;k
i for every fault group is com-
puted and is used to determine the best k so far for each fault
group. We then recordthe numberof faults which changetheir
best k values, i.e. n in Fig. 9. If the n is larger thanCth%o ft h e
total number of faults, F, the iteration continues. Otherwise,
the iteration stops, and we select a set of k’s which cover Fth%
of F.
C. Experimental Results
We conducted experiments to demonstrate the effectiveness
of using the metric U to guide the selection of the test appli-
cation scheme. In the experiments, the P1 and Pt for all in-
puts (primary inputs and inputs of scan chains) were set tok++ ,
k = 0
k’s change their
= # of faults
Update best k
for each group,
n F
th% of cover C
th% 
Compute
i U
ave,k
No Find a set of  k’s
F
Yes
fault groups
Find
n / F>
=total # of faults F
Fig. 9. Flow of test scheme selection
0.5. We ﬁrst identiﬁed the test scheme and then fault simu-
lated the scanned circuits (using both single test session with
one capture cycle per scan and multiple test sessions with mul-
tiple capture cycles per scan) for one million clock cycles. The
numbers under Column “k” show the test application scheme
determined using the ﬂow in Fig. 9. For instance, for circuit
s953, the proposed procedure found that we should use 3 test
sessions to test the circuit and in each test session, we should
use 1, 2, or 3 capture cycles after each scan sequence, respec-
tively. The operation of capturing the responses multiple times
after each scan sequence can be achieved with a minor mod-
iﬁcation of the BIST controller. Note that using the multiple
test sessions scheme incurs a slightly bigger BIST controller.
However, the size of the BIST controller does not depend on
the circuit size and the number of ﬂip-ﬂops in the circuit. Fur-
thermore, the BIST controller typically occupies a small frac-
tion of the total area. Therefore, using the multiple test ses-
sions scheme practically incurs no extra overheadfor large de-
signs. TableIVshowsthefaultsimulationresults. Thepathde-
lay fault coverages for all paths (Columns “All”) and the 25%
longest paths (Columns “Long”), and the line delay fault cov-
erage (Columns“Line”) are presented. The fault coveragesare
lower than the pure random cases as shown in Fig 5. This is
because only a limited number of two-pattern tests can be ap-
plied in the scan environment. Moreover, the observability of
the scan ﬂip-ﬂop is also limited. The last column (“CPU”) is
the CPU time (measured on Sparc 20) used to determine the
multiple test sessions test application scheme. Table IV illus-
trates that using the multiple test sessions scheme can achieve
higher path (line) delay fault coverages. These results clearly
show that the use of the new metric successfully guides the
selection of test application scheme to increase the path (line)
delay fault coverage.
TABLE IV
RESULTS OF MULTIPLE TEST SESSION SCHEME (NON-ROBUST)
Circuit Single Multiple
All (%)Long (%)Line (%) k All (%)Long (%)Line (%)CPU (s.)
s832 58.76 36.11 50.23 1, 4 67.23 51.39 61.89 4.8
s953 46.15 41.01 83.46 1, 2, 3 49.88 44.06 87.91 4.4
s1494 67.24 36.05 64.60 1, 4 73.41 48.07 73.93 9.5
s3271 22.93 14.91 88.10 1, 2 26.00 19.00 88.58 43.1
s3330 65.82 41.78 68.35 1, 4 69.67 50.12 76.80 170.6
V. CONCLUSION
In this paper, we propose a new testability metric for path
delay faults. The proposed metric can be computed efﬁciently
using a non-enumerative algorithm. The metric has been val-
idated through extensive experiments. The results show a
strong correlation between the metric and the path delay fault
testability. We also proposea test application scheme for scan-
based BIST to maximize path delay fault coverage. The test
scheme selection is guided by the proposed metric. The ex-
perimental results indicate that the selected test scheme can
achieve higher path delay fault coverageswithout adding extra
hardware to the circuit under test. Other possible applications
(suchas designingtest patterngenerators,etc.) ofthe proposed
metric are currently under investigations.
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